Quantcast
Channel: Mentor Graphics Communities : Discussion List - All Communities
Viewing all 2158 articles
Browse latest View live

Remove Insulation

$
0
0

I need to remove the insulation layer from several wire bundles, but have been unable to determine how.  Is there a way to delete the insulation layer without deleting the wire bundle?


How to edit templates in Pads Logic?

$
0
0

I have been trying to edit my templates in PADS Logic with no success.

 

I can see all of the templates in my database but I cannot edit them. If I go to File>>Library>>Lines it will show the different boarders available (someone else created), but the edit button is not enabled when I click on of the templates.

 

Any Ideas?

Export Verilog Stop Level

$
0
0

Hello,

 

I am attempting to export a verilog netlist from a schematic in Pyxis 10.5.4.  The schematic is very simple and only contains symbols which themselves have their own verilog netlists.  When attempting the export, I get the following error (amongst other similar errors):

 

*** error *** : The default model selection 'VERILOG=verilog' cannot be found in an NCF.

                 The closest matching NCF item is 'SYMBOL'. Line: 4 File: /opt/mentor/tutorial/Pyxis_SPT/ic_reflibs/tech_libs/generic13/symbols/nmos/@ncf.dir/nmos.ncf

 

This is because the netlister is diving down below the symbol's netlist and looking at the devices that make up the circuit which the symbol is representing.  How do I tell the netlister to stop at a level at which there is a verilog representation of a circuit?

 

Thanks,

Jake

can't launch EZWAVE tool

$
0
0

Hello,

 

I set the AMS version “ams_2010_2d” on the config file, I can then launch the ELDO simulator but when I want to open EZwave tool I have the following errors:

 

"Exception in thread "main" java.lang.UnsatisfiedLinkError: /vols/software/mentor/eldo/ams_2010_2d/JRE/v1.4.2_10/aol/lib/i386/libawt.so: libXt.so.6: cannot open shared object file: No such file or directory"

 

Can anyone help please? Is it related with the 32 or 64 bits version?

 

If this version is 32bits, where can I download the 64bits to be able to launch Ezwave?

 

Thank you in advance for your help,

 

Kind regards,

Khaoula IDRISSI

Building Connected OS

$
0
0

I am seeing Yocto build failures when building Connected OS (i.e., OPTstack + Super BSP) for the AXSB-J6 hardware platform. The Connected OS version I am using is XSe SuperBSP-OPTstack ELA TI DRA7xx (Jacinto 6) 1.1from June 2015. Two changes are required to complete the build:

  1. Update the uim recipe by copying the attached uim_8.5.bb file to the meta-xse-axsb-program/recipes-connectivity/uim/ folder.
  2. In a fresh Ubuntu installation, be sure to install the libexpat1-dev:i386 component as follows:

sudo apt-get install libexpat1-dev:i386

Can't launch EZWAVE tool

$
0
0

Hello,

 

I set the AMS version “ams_2010_2d” on the config file, I can then launch the ELDO simulator but when I want to open EZwave tool I have the following errors:

 

"Exception in thread "main" java.lang.UnsatisfiedLinkError: /vols/software/mentor/eldo/ams_2010_2d/JRE/v1.4.2_10/aol/lib/i386/libawt.so: libXt.so.6: cannot open shared object file: No such file or directory"

 

Can anyone help please? Is it related with the 32 or 64 bits version?

 

If this version is 32bits, where can I download the 64bits to be able to launch Ezwave?

 

Thank you in advance for your help,

 

Kind regards,

Khaoula IDRISSI

 

Wrong hostid on SERVER line for license file

$
0
0

Currently, our Windows floating license server (SERVERA) is using a USB dongle and FlexLM v11.11.1.1:

 

>>

SERVER SERVERA FLEXID=9-72bec70f 7418

DAEMON mgcld C:\MentorGraphics\Licensing\mgcld.exe

<<

 

I have another Windows floating license server (SERVERB) in which I would like to move the USB dongle to.  The correct USB dongle drivers are installed and the system is using FlexLM v11.13.1.2.  I changed the license header to the following:

 

>>

SERVER SERVERB FLEXID=9-72bec70f 1717

DAEMON mgcld C:\MentorGraphics\Licensing\mgcld.exe

<<

 

However, the license does not start and I get this error in the log file:

 

>>

13:19:48 (mgcld) Wrong hostid on SERVER line for license file:

13:19:48 (mgcld) C:\MentorGraphics\Licensing\License\License.dat

13:19:48 (mgcld) SERVER line says FLEXID=9-72bec70f, hostid is (Can't get hostid of type 15 [])

13:19:48 (mgcld) Invalid hostid on SERVER line

<<

 

Thoughts?  Thank you!

EDIF Schematic import error ,missing feature "edifgraphicsmgc".

$
0
0

Hi all,

 

I tried importing EDIF Schematic from third party tool in to PADS Standard plus. All setup and paths are given correctly, but license is not enabled for "edifgraphicsmgc".

I tried with many EDIF Part Numbers but am not getting this feature enabled.

Can you please let me know what is the Part Number for "edifgraphicsmgc".

Below mentioned is the error file.

 

1.png


Old computer died, new computer won't register dongle.

$
0
0

Hi,

 

I was originally running PADS 9.X on a Windows 7 64-bit professional computer. That computer's motherboard died this morning and I am unable to use the OEM copy of Windows it came with to recreate my set up. Instead I have purchased a new HP computer from best buy that runs Windows 10 64-bit Home. I have been unable to install the dongle which has a FLEXnet ID-9 identifier. When I try to open Layout or Schematic I get the following error:

 

 

The following FLEXlm errors were found:

    Server c:\mentorgraphics\license_files\license.txt: Invalid host.

The hostid of this system does not match the hostid

specified in the license file.

Feature:       padsls_c

Hostid:        FLEXID=9-4XXXXXX

License path:  c:\mentorgraphics\license_files\license.txt;

FLEXnet Licensing error:-9,57

For further information, refer to the FLEXnet Licensing documentation,

available at "www.acresso.com".

 

 

    Server c:\mentorgraphics\license_files\license.txt: No such feature exists.

Feature:       pwrshell

License path:  c:\mentorgraphics\license_files\license.txt;

FLEXnet Licensing error:-5,357

For further information, refer to the FLEXnet Licensing documentation,

available at "www.acresso.com".

 

 

    Server C:\flexlm\license.dat: Cannot find license file.

The license files (or license server system network addresses) attempted are

listed below.  Use LM_LICENSE_FILE to use a different license file,

or contact your software provider for a license file.

Feature:       pwrshell

Filename:      C:\flexlm\license.dat

License path:  C:\flexlm\license.dat;

FLEXnet Licensing error:-1,359.  System Error: 2 "No such file or directory"

For further information, refer to the FLEXnet Licensing documentation,

available at "www.acresso.com".

 

Does anyone have any suggestions?

Calibre LVS extraction with multiple fingers

$
0
0

Hello,

 

I am using Cadence 6.1.6 with Mentor calibre v2015 3_37.23.

I have a problem when I do the LVS test: in my schematic, I instancied a nmos transistor (width = 960nm with 3 fingers of 320nm each). However, when I perform the LVS test, it considers that I instanciated 3 nmos of 320 nm each and not one single transistor:

 

M3(-4.090,4.480)  MP(PCH_25)                              MM4  MP(PCH_25)

w: 0.32 u                                                 w: 0.96 u                   66.7%

 

Therefore, I have also 2 missing instance errors since it considers I have 3 nch transistors in my layout and only one in my schematic.

Do you know which options I should add to the GUI or to my rulefile in order to avoid this ?

 

 

Here is my rulefile setp up:

 

LVS SPICE PREFER PINS         YES

LVS ABORT ON SUPPLY ERROR        NO

LVS ALL CAPACITOR PINS SWAPPABLE YES

LVS RECOGNIZE GATES              NONE

LVS IGNORE PORTS                 NO

LVS CHECK PORT NAMES             YES

LVS REDUCE PARALLEL BIPOLAR      YES

LVS REDUCE PARALLEL MOS          YES

LVS REDUCE PARALLEL DIODES       YES

LVS REDUCE PARALLEL CAPACITORS   YES

LVS REDUCE PARALLEL RESISTORS    YES

LVS REDUCE SERIES RESISTORS      YES      //Smashes series resistors

LVS REDUCE SERIES CAPACITORS     YES      //Smashes series capacitors

LVS REDUCE SPLIT GATES           NO     //Smashes MOS split-gates.

 

Best regards,

Edouard

Open DMS in background using VBScript / VB

$
0
0

Hi all,

 

Is there any way to open DMS desktop in background using vbscript or vb.

kindly help with code.

Regards,

Mani

Length deviation from 3D PLMXML DSI file to Vesys Harness

$
0
0

Hello,

 

I have found length deviation between 3D PLMXML DSI file to Vesys harness, routing length in NX is 405.406557 INCH and exported 3DPLMXML file has length of 405.41 INCH but when I import the DSI file in to Vesys Harness the length change to 406.80 INCH.

 

Can any help to solve the issues?

 

NX Wire Info.PNG

DSI Wire Length Info.PNG

 

Vesys Harness Wire Length info.PNG

Thanks,

Jagadhees.

PADS9.4 to PADS 2005.2 library conversion

$
0
0

Hi Everyone,

 

Is it possible to convert a library in PADS9.4 to PADS 2005.2 version without placing the parts in a board file? This should be a library to library conversion. Thanks.

SYMBOL has FROZEN INTERFACE

$
0
0

Hi all,

 

I attempted to edit an already available symbol in the library. While adding pins it shows the error like " the symbol has frozen interface".

How can i resolve this problem. I am using 7.9.4 version.

 

Regards,

Sajiv

Stitching vias lost when switching from Router to Layout

$
0
0

Hi,

 

I have a design, where I have placed some stitching vias in PADS Router.

When I switch to PADS Layout the stitching vias are gone.

If I switch back to PADS Router they reappear.

If i place a trace and a via in PADS Router and make the switch, there is no problem. The trace and via is persistent in both programs.

It looks like stitching vias placed in Router are only present in Router. Stitching vias placed in Layout are present in both Layout and Router.

If i do a "Verify Design -> clearance or connectivity" in Layout the stitching vias only visible in Router is lost.

 

Is this a bug or is there a setting I have missed?

 

Regards

Peter


how to check for consistency for the iCDB of a project?

$
0
0

Before I create a xPedition-Project copy, i wish i had an opportunity to check whether the database is free of errors!

 

Is there a way for this? Than is an iCDB corrupt, I will give the user a hint, that the iCDB should be fixed before he is creating a copy, maybe with the ProjectBackup-functionality!

 

 

 

(Unfortunately it happens again and again, that an iCDB is corrupt - like if someone has made a copy without the JMW. And in this case the JWM don't stop to work until i kill that task)

Properties visibility after verification

$
0
0

From Dxdatabook I run a new hierarchical verification. In the results there are some symbols with missing properties, so I press the "update all unique matches with missing properties" button and then "Update design" button.

The problem is after this all the missing properties (and some more on the symbols were missing properties) will appear as visible in the schematics.

As you can guess this is a big mess turning the schematic very difficult to read...

How to avoid that this add the properties visible?

Thanks.

Database for DxDatabook

$
0
0

We use DxDatabook to manage the parametric database of our parts.  Originally we started out with excel to drive odbc, then we moved to mysql and wrote a custom front end to the database for creating parts, but it has too many bugs, and I'm trying to evaluate what my other options are, and what the companies out there use to drive their dxdatabook.

 

We are currently also evaluating Omnify, but I've also heard of using Access (if you have that recommendation, are there any examples you can point me to for the organization and form entry?).  I've also considered Aras, but it seems overly complex if the only purpose of this database is to drive dxdatabook and encourage reuse of existing parts.

 

We have a team of up to 10 engineers adding parts to the database, so we can't afford an enterprise solution. 

Strange Issue when enabling Databook cache in xDXDatabook

$
0
0

Hey,

i wanted to enable Databook cache in xDXDatabook properties to accelerate DxDatabook itself and component verification. Component is very slow actually.

However, when i am enabling this feature and update my libraries, xDX Databook will show me every string in capital letters and ignores the comma character. I don't really care if my texts are printed in upper case, but without comma i cannot use my heterogeneous symbols any more. I searched in xDXDatabook manual regarding this issue, but i can't find any information.

 

Can someone help me in this case?
Maybe there's some kind of configuration file, where i can change some settings, because i think this one isn't configurable in the xDXDatabase config file.

PADS Integrated Flow with DxDataBook

$
0
0

Looking a making the jump from DxDesigner Netlist flow to the PADS Integrated flow for our design team?

Has anyone made a successful transition? Was it very difficult for you? Any problems that you ran into?

What are the pros and cons of moving to the Integrated flow?

I have been playing with the netlist to integrated library conversions and it has been a headache. Most of the hetro part must be redone and don't migrate over without extra work.

I have some duel symbols that share a common pin between the two instances and this will no longer work. I am told that each instance must have a different symbol in a central library.

Please share any of your experience with this whole process.

 

 

John W.

Viewing all 2158 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>