Quantcast
Channel: Mentor Graphics Communities : Discussion List - All Communities
Viewing all 2158 articles
Browse latest View live

AATK menu not showing up in ExpPCB or DxD after ENV AATK and WDIR are set correctly

$
0
0

I have set up AATK for many users,  it's normally working right after add the two environment variables. But today after set:

 

AATK=C:\AATK_1234

WDIR=C:\WDIR;C:\AATK_1234;U:\CORP_WDIR;C:\MentorGraphics\EE7.9.5\SDD_HOME\standard

 

the AATK menu does not show up.

 

From a command window, run ‘set’ command, it only shows (missing the AATK path):

AATK=C:\AATK_1234

WDIR=C:\WDIR;U:\CORP_WDIR;C:\MentorGraphics\EE7.9.5\SDD_HOME\standard

 

And I also run regedit, and can see WDIR=C:\WDIR;C:\AATK_1234;U:\CORP_WDIR;C:\MentorGraphics\EE7.9.5\SDD_HOME\standard

under

HKEY_LOCAL_MACHINE\SYSTEM\CurrentControlSet\Control\Session
Manager\Environment

 

P.S. this two machines have Window 7 64-bit OS with 4 GB RAM.

 

Thank you for any advice you would provide!


How to assign power supply nets to planes ?

$
0
0

Hello all,

 

there are two plane layers in my design. In Xpedition xPCB Layout, I have connected them to GND and 3.3v power supply nets. When I open "Edit Power- Supply Nets " window, it does not show me the planes. My question is how can I assign GND and 3.3v nets to the planes ?. I will attach an image which shows my stackup and Edit Power- Supply Nets  window. Do I really need to assign power supply nets to planes or is it assigned automatically ?

 

Thank you.

This application requires version highers of the Mentor Graphics licensing software

$
0
0

License.jpg

After installing ReadyStart ARM (2014.12), when I tried to create a system project, I faced the popup as above

"This application requires version highers of the Mentor Graphics licensing software"

I don't know why it is happining because I have installed the latest license softeware.

PCA_CPU partition with DC to xDX translation?

$
0
0

I just translated a DC schematic to xDx with the VX.1.1. translator.

Some of my resistors are disconnected at one side and they look smaller and are off-grid.

These resistors are related to a "CPA_CPU" partition which the translator created.

This is not a partition which I have normally in my Library.

I can not run forward annotation in xPCB because the used part number is not in the "CPA_CPU" partition.

The errors show up in the PartPkg.log file.

To solve the problem I have to replace the symbols / part numbers with ones from my own library.

 

Does anybody have seen this also with a DC to xDX translation?

 

Thanks,

 

Wim.

Waveform Analyzer Reference Manual

$
0
0

Greetings,

 

I have been searching through the MentorGraphics documentation looking for the command line commands for the Waveform Analyzer.

 

The SystemVision Reference Manual has a table with command line commands but its content is limited.

 

i.e. svviewer <command to be sent to theviewer>..... i would like to know about svviewer's usage and syntax.

 

I can type svviewer help in the SystemVision command line and list of options show up, but it does not help with the usage for all of the options.

 

Is there a document that talks about all the command line options for svviewer and other related commands?

 

Thanks,

 

JC

This application requires version highers of the Mentor Graphics licensing software

$
0
0

License.jpg

After installing ReadyStart ARM (2014.12), when I tried to create a system project, I faced the popup as above

"This application requires version highers of the Mentor Graphics licensing software"

I don't know why it is happining because I have installed the latest license softeware.

 

Thanks

Import Altium files to DxDesigner?

$
0
0

Hello,

 

Is there a tutorial on how to import files from Altium Designer to DxDesigner?

 

I am currently trying to import a project with multiple schematics. But, the Symbols and Schematic translator only allows me to add one file.

 

Even after I continue with this process, the translator gives me the error:

 

Failed to open the log file.

 

Does anyone know what this specific error means or why I can't translate more schematic files at the same time?

Cannot complete a trace with plane flooded

$
0
0

Trying to draw a trace from one pin to another, same net, but it will not complete.  It resists attaching, giving "sketch must end near end of guide" in the output window.  Ctrl+click and selecting complete from the right-click drop-down menu do not work.  These two pins are encompassed in a net plane.  When the plane has been flooded, thermals show up, but a trace won't route.  When, the plane has not been flooded, it routes just fine.  What's going on here?

 

Eric Powell


Accessing Design Fields from a Basic script in Logic

$
0
0

Hey guys and gals,

 

I'm working on modifying the example Bill of Materials.bas script. All is going well except for accessing information in the Fields - Design dialog box (Fields... selection in the right click drop down menu within Logic). The information I'd like is Drawn by, Date drawn, Rev, Name and so on. I'm able to get component information but am having trouble figuring out how to access "Fields..." data as it's related to the schematic and not a specific component. I've tried looking for it using the ActiveX Automation Members tool (Browse Object button in the Edit Script window) but no luck.

 

Would anyone be able to guide me in the right direction? Am I missing something simple that's staring right at me?

 

 

Thank you in advance.

Andrey

Generating layer stackup in drill drawing in PADS Layout

$
0
0

The attached script generates graphical layer stackup in 2D libary, which shall be imported in drill drawing through Drafting Toolbar > From library command.

Thanks for the Mentor team in writing this customized script.

 

graphical layer stackup.png

Examples or Tutorials of DxDesigner or Expedition PCB?

$
0
0

Hello,

 

I am trying to learn Mentor Graphics DxDesigner to make schematics and layouts but I can't seem to find any good tutorials online.

 

Are there any examples or tutorials that the community recommends or a book/pdf? I am fairly new to Mentor Graphics.

 

Any help is appreciated.

Is the PADS ES suite the same as PADS Standard Plus?

$
0
0

What are the difference between the PADS ES suite and the PADS Standard Plus suite? Looks like there is some additional functionality gained but also some is lost. (DxDPF).

 

Why are paying customers not directly informed with pricing and proposals to convert existing Bundles or Suites to new Suites (with the reportedly lower costs) ?  This should correspondingly lower support costs as well, right ?

Creo 2 - Mentor graphics - vesys interface

$
0
0

Hi All , I ma new to MG. I have been working for years on CREO 2, which is the CAD tool that we use. I have installed all plugins for CApital and they all work. I seem to have a problem linking the cables to follow the network I created in CREO. The wires which I have imported from VEsys are visible in creo . However it fails when I say follow network. I have linked the wires to the co-ordinate system on the connector. Any ideas?

 

Thanks

 

Vinnesh

SI simulation differs with real measurement a lot

$
0
0

Hi Sir,

 

I am a beginner of Hyperlynx, try to do SI simulation as a reference for my next version of PCB design.

 

On my current PCB, there are 64 LVDS interfaces, all running at maximum 960Mbps, from eight ADC (ADI AD9279) to a FPGA (Xilinx Virtex-6).

 

Below is real measurement of one of the LVDS interface ( at 250Mbps, at FPGA side ) :

250Mbps.png

 

And below is SI simulation result from Hyperlynx,

as you can see, simulation result is totally different from the real measurement.

s1.png

stimulus setting as below :

s2.png

simulation trace :

board.png

 

On the other hand, we had previously assign a 3rd party company to perform SI simulation on these LVDS traces, below are two of the results :

 

at 480Mbps :

si-480Mbps.png

 

at 960Mbps :

si-960Mbps.png

 

They use exactly the same IBIS models of mine in Hyperlynx(also attached in this post), so I do think my problem is related to parameter setting in Hyperlynx (?).

 

Any comment is appreciated, thanks in advance.

Fatal Errors in HL 9.2

$
0
0

Hi all,

I am experiencing following errors while working with HL 9.2 (64-bit and 32-bit). This happens whenever I tried to select a differential pair or during the model assignment.

Could this be a bug associated with HL 9.2? I am using it with Windows 8.1.

error.jpg

 

Untitled.png

Thank you


How to create Mentor keyin netlist from Orcad 16.6

$
0
0

I am using Orcad 16.6 schematic and Expedition layout 2007.9.3 Version. I want to create mentor keyin netlist from Orcad.

Filtering a component collection

$
0
0

Hello,

 

I'm working on a script to move assembly RefDes.

To make my component collection I'm using this:

Set cmpsColl = pcbDocObj.Components(epcbSelectAll)

I want to unselect component with a specific Cell name in this collection before moving RefDes.

 

Thanks

 

Joseph

Create Variant Manager report from a VBscript

$
0
0

     I've recently began scripting for dxdesigner with vbs script, both of which are relatively new to me. I need to write a script that generates an excel report from the variant manager.

This is not the BOM report, which I can do in vbscript easily, the one i need is when you right click on the variant document in the manger and select reports > Microsoft Excel. Does any one know how to access this functionality through a vbscript? ive gone through the automation references many times, if what im trying to do is even possible, any help what so ever would be appreciated.

 

Attached is a visual of the option I need to access from a script in the dxdesigner interface.

 

thank you for your time.

Connectors not exported to Vesys from CREO

$
0
0

HI All

 

Anyone encountered  a problem when exporting an xml file from CREO to VEsys via the bridge. The harness appears with the correct length, but connectors are ommitted.

 

Thanks

 

Vinnesh

Wire colour doesen't appear correctly in Vesys Harness

$
0
0

Hi everyone!

 

 

I had to reinstall Vesys 2.0 today. After that I made a new project, and from the project a harness design. But in the harness design the wire colours are wrong. I don't know what caused this, or how is it possible, because I've used the original style set (didn't import the former one), and I remember, last time I installed Vesys this problem didn't occur (with the original style sets). In the firs picture you can see, the cavity wire table shows every wire colour as black or even shows primary and secondary colours (these are wrong of course) every wire I used in this design has only one colour, what I defined in the Component Library.

Color1.PNG

The second picture shows the wire as a component, Wire colour defined as M-Re:

Color2.PNG

I've defined the colour too, it was normally done inside component library (colour codes, 3. picture):

Color3.PNG

And finally the settings for the Decoration sets inside the table set dialog (picture 4):

Color4.PNG

I don't see the problem here, but it still doesen't show the correct colourt in the Cavity table.
Please help me solve this problem!

 

Best regards from Hungary!

Viewing all 2158 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>